wyszukanych pozycji: 8
Kaal se sangharsh / काल से संघर्ष
ISBN: 9781685387273 / Hindi / Miękka / 2021 / 58 str. Termin realizacji zamówienia: ok. 13-18 dni roboczych. |
|
cena:
49,48 zł |
Design and Gain Investigation of two Stage Operational Amplifiers : FOLDED CASCODE Op-Amps
ISBN: 9786139918058 / Angielski / Miękka / 2018 / 116 str. Termin realizacji zamówienia: ok. 10-14 dni roboczych. |
|
cena:
251,91 zł |
Design and Analysis of PFD in 130 nm CMOS Process : Phase Detector
ISBN: 9786139935765 / Angielski / Miękka / 2018 / 76 str. Termin realizacji zamówienia: ok. 10-14 dni roboczych. |
|
cena:
183,08 zł |
High Performance Domino Logic Circuits in Low Power VLSI Design
ISBN: 9783659000300 / Angielski / Miękka / 2012 / 68 str. Termin realizacji zamówienia: ok. 10-14 dni roboczych. The advancement of CMOS technologies paved the road for a growing market of mobile and portable electronic devices. This growth is driven by the continual integration of complex analog and digital building blocks on a single chip, so silicon area and power consumption are the two most valued aspects of the design. Compared to static CMOS logic, dynamic logic offers good performance. Wide fan-in logic such as domino circuits is used in high-performance applications. Dynamic domino logic circuits are widely used in modern digital VLSI circuits. These dynamic circuits are often favored in high...
The advancement of CMOS technologies paved the road for a growing market of mobile and portable electronic devices. This growth is driven by the conti...
|
|
cena:
224,84 zł |
Low Power Latch Designs in Subthreshold Region
ISBN: 9783659160615 / Angielski / Miękka / 2012 / 80 str. Termin realizacji zamówienia: ok. 10-14 dni roboczych. In recent years, low power design has become one of the focuses of digital VLSI circuits. As technology scales, leakage currents in contemporary CMOS logic have become one of the main power consumers. Contrary to conventional methods for power reduction, operation of digital circuits in the subthreshold region minimizes power consumption in low-frequency systems. This book presents pre-layout and post-layout simulations of existing 8T Latch and proposed latch designs in sub-threshold region. The proposed circuits consist of pass transistor gate logic. Proposed designs are area efficient so...
In recent years, low power design has become one of the focuses of digital VLSI circuits. As technology scales, leakage currents in contemporary CMOS ...
|
|
cena:
224,84 zł |
New Approach to Low Power Full Adder Cell
ISBN: 9783659137679 / Angielski / Miękka / 2012 / 84 str. Termin realizacji zamówienia: ok. 10-14 dni roboczych. In recent years, low power design has become one of the prime focuses for digital VLSI circuits. As technology scales down, leakage currents in contemporary CMOS logic have become one of the main power consumers. Contrary to conventional methods for power reduction, operation of digital circuits in the subthreshold region minimizes power consumption in low-frequency systems. This book is based on pre-layout and post-layout simulations of a modified 9T full adder and 9T full adder circuit in subthreshold as well as super threshold region. The 9T circuit consists of a new logic, which is used...
In recent years, low power design has become one of the prime focuses for digital VLSI circuits. As technology scales down, leakage currents in contem...
|
|
cena:
224,84 zł |
Design and Analysis of High Performance Full Adder Cell
ISBN: 9783847310303 / Angielski / Miękka / 2011 / 76 str. Termin realizacji zamówienia: ok. 10-14 dni roboczych. Full adder is an essential component for designing all types of processors viz. digital signal processors (DSP), microprocessors etc. In most of the digital systems adder lies in the critical path that affects the overall speed of the system. So enhancing the performance of the 1-bit full adder cell is of prime concern. This book presents the general methodology to modify performance of full adder by adding an extra transistor to the node causing loss. The introduced design of full adder cell remarkably reduces power consumption hence PDP, improves noise immunity and temperature...
Full adder is an essential component for designing all types of processors viz. digital signal processors (DSP), microprocessors etc. In most of the d...
|
|
cena:
224,84 zł |
Chrysalis
ISBN: 9789356284166 / Angielski / Miękka / 2022 / 64 str. Termin realizacji zamówienia: ok. 13-18 dni roboczych. |
|
cena:
58,65 zł |