Wafer Level 3-D ICS Process Technology

ISBN-13: 9781441945624 / Angielski / Miękka / 2010 / 410 str.

Chuan Seng Tan; Ronald J. Gutmann; L. Rafael Reif

Opis

Three-dimensional (3D) integration is clearly the simplest answer to most of the semiconductor industry s vexing problems: heterogeneous integration and red- tions of power, form factor, delay, and even cost. Conceptually the power, latency, and form factor of a system with a ?xed number of transistors all scale roughly linearly with the diameter of the smallest sphere enclosing frequently interacting devices. This clearly provides the fundamental motivation behind 3D technologies which vertically stack several strata of device and interconnect layers with high vertical interconnectivity. In addition, the ability to vertically stack strata with - vergent and even incompatible process ?ows provides for low cost and low parasitic integration of diverse technologies such as sensors, energy scavengers, nonvolatile memory, dense memory, fast memory, processors, and RF layers. These capabilities coupled with today s trends of increasing levels of integrated functionality, lower power, smaller form factor, increasingly divergent process ?ows, and functional diversi?cation would seem to make 3D technologies a natural choice for most of the semiconductor industry. Since the concept of vertical integration of different strata has been around for over 20 years, why aren t vertically stacked strata endemic to the semiconductor industry? The simple answer to this question is that in the past, the 3D advantages while interesting were not necessary due to the tremendous opportunities offered by geometric scaling. In addition, even when the global interconnect problem of high-performance single-core processors seemed insurmountable without inno- tions such as 3D, alternative architectural solutions such as multicores could eff- tivelydelaybutnoteliminatetheneedfor3D."

Spis treści

Overview of Wafer-Level 3D ICs.- Monolithic 3D Integrated Circuits.- Stacked CMOS Technologies.- Wafer-Bonding Technologies and Strategies for 3D ICs.- Through-Silicon Via Fabrication, Backgrind, and Handle Wafer Technologies.- Cu Wafer Bonding for 3D IC Applications.- Cu/Sn Solid#x2013;Liquid Interdiffusion Bonding.- An SOI-Based 3D Circuit Integration Technology.- 3D Fabrication Options for High-Performance CMOS Technology.- 3D Integration Based upon Dielectric Adhesive Bonding.- Direct Hybrid Bonding.- 3D Memory.- Circuit Architectures for 3D Integration.- Thermal Challenges of 3D ICs.- Status and Outlook.

Blurb

Wafer Level 3-D ICs Process Technology focuses on foundry-based process technology that enables the fabrication of 3-D ICs. The core of the book discusses alternative technology platforms for pre-packaging wafer level 3-D ICs, with an emphasis on wafer-to-wafer stacking. Driven by the need for improved performance, a number of companies, consortia and universities are researching methods to use short, monolithically-fabricated, vertical interconnections to replace the long interconnects found in 2-D ICs. Stacking disparate technologies to provide various combinations of densely-packed functions, such as logic, memory, MEMS, displays, RF, mixed-signal, sensors, and power delivery is potentially possible with 3-D heterogeneous integration, making this technology the "Holy Grail" of system integration.

Wafer Level 3-D ICs Process Technology is an edited book based on chapters contributed by various experts in the fields of wafer-level 3-D ICs process technology and applications enabled by 3-D integration.