Constitutes the refereed proceedings of the First International Conference on High Performance Embedded Architectures and Compilers, HiPEAC 2005, held in 2005. The papers are organized in topical sections on analysis and evaluation techniques, novel memory and interconnect architectures, security architecture, and domain specific architectures.