wyszukanych pozycji: 3
Logic Synthesis and Verification
ISBN: 9780792376064 / Angielski / Twarda / 2001 / 454 str. Termin realizacji zamówienia: ok. 20 dni roboczych. Research and development of logic synthesis and verification have matured considerably over the past two decades. Many commercial products are available, and they have been critical in harnessing advances in fabrication technology to produce today's plethora of electronic components. While this maturity is assuring, the advances in fabrication continue to seemingly present unwieldy challenges.
Logic Synthesis and Verification provides a state-of-the-art view of logic synthesis and verification. It consists of fifteen chapters, each focusing on a distinct aspect. Each chapter... Research and development of logic synthesis and verification have matured considerably over the past two decades. Many commercial products are availab...
|
|
cena:
586,33 zł |
Logic Synthesis and Verification
ISBN: 9781461352532 / Angielski / Miękka / 2013 / 454 str. Termin realizacji zamówienia: ok. 20 dni roboczych. Research and development of logic synthesis and verification have matured considerably over the past two decades. Many commercial products are available, and they have been critical in harnessing advances in fabrication technology to produce today's plethora of electronic components. While this maturity is assuring, the advances in fabrication continue to seemingly present unwieldy challenges.
Logic Synthesis and Verification provides a state-of-the-art view of logic synthesis and verification. It consists of fifteen chapters, each focusing on a distinct aspect. Each chapter... Research and development of logic synthesis and verification have matured considerably over the past two decades. Many commercial products are availab...
|
|
cena:
586,33 zł |
Designing TSVs for 3D Integrated Circuits
ISBN: 9781461455073 / Angielski / Miękka / 2012 / 76 str. Termin realizacji zamówienia: ok. 20 dni roboczych. This book explores the challenges and presents best strategies for designing Through-Silicon Vias (TSVs) for 3D integrated circuits. It describes a novel technique to mitigate TSV-induced noise, the GND Plug, which is superior to others adapted from 2-D planar technologies, such as a backside ground plane and traditional substrate contacts. The book also investigates, in the form of a comparative study, the impact of TSV size and granularity, spacing of C4 connectors, off-chip power delivery network, shared and dedicated TSVs, and coaxial TSVs on the quality of power delivery in 3-D ICs. The...
This book explores the challenges and presents best strategies for designing Through-Silicon Vias (TSVs) for 3D integrated circuits. It describes a no...
|
|
cena:
195,42 zł |