Wyniki wyszukiwania:

"Applied Formal Verification" delivers right-now methods for integrating this powerful tool into your design process. Written by two of the field's leaders, this tutorial opens shortcuts to the concept-proving, efficiency-boosting benefits of formal verification. The book includes real-world examples of formal verification applied to complex designs and clarifying explanations of high-level requirement writing. If you've some knowledge of Verilog or VHDL and simulation verification, you're ready to build your real-world problem-solving skills with this potent guide...

Assertion-based IP is much more than a comprehensive set of related assertions. It is a full-fledged reusable and configurable transaction-level verification component, which is used to detect both interesting and incorrect behaviors. Upon detecting interesting or incorrect behavior, the assertion-based IP alerts other verification components within a simulation environment, which are responsible for taking appropriate action. The focus of this book is to bring the assertion discussion up to a higher level and introduce a process for creating effective, reusable, assertion-based IP, which...

Assertion-based IP is much more than a comprehensive set of related assertions. It is a full-fledged reusable and configurable transaction-level verification component, which is used to detect both interesting and incorrect behaviors. Upon detecting interesting or incorrect behavior, the assertion-based IP alerts other verification components within a simulation environment, which are responsible for taking appropriate action. The focus of this book is to bring the assertion discussion up to a higher level and introduce a process for creating effective, reusable, assertion-based IP, which...