Full-Chip Nanometer Routing Techniques

ISBN-13: 9789048175628 / Angielski / Miękka / 2010 / 102 str.

Tsung-Yi Ho; Yao-Wen Chang; Sao-Jie Chen

Opis

At 90 nm, wires account for nearly 75% of the total delay in a circuit. Even more insidious, however, is that among nearly 40% of these nets, more than 50% of their total net capacitance are attributed to the cross-coupling capacitance between neighboring signals. At this point a new design and optimization paradigm based on real wires is required. Nanometer routers must prevent and correct these effects on-the-fly in order to reach timing closure. From a manufacturability standpoint, nanometer routers must explicitly deal with the ever increasing design complexity, and be capable of adapting to the constraint requirements of timing, signal integrity, process antenna effect, and new interconnect architecture such as X-architecture. In the nanometer era, we must look into new-generation routing technologies that combine high performance and capacity with the integration of congestion, timing, SI prevention, and DFM algorithms as the best means of getting to design closure quickly. In this book, we present a novel multilevel full-chip router, namely mSIGMA for SIGnal-integrity and MAnufacturability optimization. And these routing technologies will ensure faster time-to-market and time-to-profitability.

Spis treści

List of Figures. List of Tables. Preface. Acknowledgments. 1. INTRODUCTION. 1 Down to the Wire. 2 Routing Problems. 2.1 Flat Routing Framework. 2.2 Hierarchical Routing Framework. 2.3 Multilevel Routing Framework. 3 Organization of the Book. 3.1 Multilevel Routing Framework. 3.2 Multilevel Full-Chip Routing Considering Crosstalk and Performance. 3.3 Multilevel Full-Chip Routing Considering Antenna Effect Avoidance. 3.4 Multilevel Full-Chip Routing for the X-Based Architecture. 2. ROUTING CHALLENGES FOR NANOMETER TECHNOLOGY. 1 Routing Requirement for the Nanometer Era. 1.1 Signal-Integrity Problems. 1.2 Manufacturability Problems. 3. MULTILEVEL FULL-CHIP ROUTING. 1 Introduction. 2 Elmore Delay Model. 3 Multilevel Routing Framework. 3.1 Performance-Driven Routing Tree Construction. 3.2 Crosstalk-Driven Layer/Track Assignment. 4 Experimental Results. 5 Summary. 4. MULTILEVEL FULL-CHIP ROUTING CONSIDERING ANTENNA EFFECT AVOIDANCE. 1 Introduction. 2 Antenna Effect Damage. 3 Multilevel Routing Framework. 3.1 Bottom-Up Optimal Jumper Prediction. 3.2 Multilevel Routing with Antenna Avoidance. 4 Experimental Results. 5 Summary. 5. MULTILEVEL FULL-CHIP ROUTING FOR THE X-BASED ARCHITECTURE. 1 Introduction. 2 Multilevel X-Routing Framework. 3 X-Architecture Steiner Tree Construction. 3.1 Three-Terminal Net Routing Based on X-Architecture. 3.2 X-Steiner Tree Algorithm by Delaunay Triangulation. 4 Routability-Driven Pattern Routing. 5 Trapezoid-Shaped Track Assignment. 6 Experimental Results. 7 Summary 6. CONCLUDING REMARKS AND FUTURE WORK. 1 Multilevel Routing Framework. 2 Routing Challenges for Nanometer Technology. 3 Multilevel Full-Chip Routing Considering Crosstalk and Performance. 4 Multilevel Full-Chip Routing Considering Antenna Effect Avoidance. 5 Multilevel Full-Chip Routing for the X-Based Architecture. 6 Future Research Directions. References.

Blurb

As Moore's Law continues unencumbered into the nanometer era, chips are reaching 1000 M gates in size, process geometries have shrunk to 90 nm and below, and engineers have to face compounded design complexity with every new design. These nanometer-scale designs require a new generation of physics-aware and manufacturing-aware routing. At 90 nm and below, there are so many signal-integrity issues that design teams cannot manually correct them all. At 90 nm, wires account for nearly 75% of the total delay in a circuit. Even more insidious, however, is that among nearly 40% of these nets, more than 50% of their total net capacitance are attributed to the cross-coupling capacitance between neighboring signals. At this point a new design and optimization paradigm based on real wires is required. Nanometer routers must prevent and correct these effects on-the-fly in order to reach timing closure. From a manufacturability standpoint, nanometer routers must explicitly deal with the ever increasing design complexity, and be capable of adapting to the constraint requirements of timing, signal integrity, process antenna effect, and new interconnect architecture such as X-architecture.

In the nanometer era, we must look into new-generation routing technologies that combine high performance and capacity with the integration of congestion, timing, SI prevention, and DFM algorithms as the best means of getting to design closure quickly. In this book, we present a novel multilevel full-chip router, namely mSIGMA for SIGnal-integrity and MAnufacturability optimization. And these routing technologies will ensure faster time-to-market and time-to-profitability.