VLSI CHIP DESIGN USING HIGH SPEED ATM SWITCH

ISBN-13: 9786205520390 / Angielski / Miękka / 192 str.

Manish Jain

Opis

This postulation represents the plan of a solitary chip Asynchronous Transfer Mode (ATM) convention switch utilizing Very Large Scale Integration (VLSl). The creators study the distinctive buffering methods utilized in the writing to take care of the conflict issue in offbeat transfer mode (ATM) exchanging structures. The gadget is then modeled in VHDL to confirm its usefulness. At long last the design of a 8x8 switch is delivered utilizing a 0.5 mim CMOS VLSI cycle and reenactments of that circuit show that a pinnacle throughput of 200 Mbps per yield port can be accomplished. An ATM network must oversee traffic reasonably and give viable designation of organization assets for various applications like voice, video and information and give savvy tasks comparative with the quality of service (QOS) specified by the client.

O autorze

Dr. Manish Jain obtained Ph.D. in 2015 in Electronics & Communication. He has a rich teaching experience of 17 years & worked in various prestigious Engg. Colleges. He has 30 papers published in International journal and some listed in IEEE conference Proceedings. He has authored 3 books on DSP, VLSI field. He has filed 02 patents.