VLSI 2010 Annual Symposium: Selected Papers

ISBN-13: 9789400714878 / Angielski / Twarda / 2011 / 346 str.

Voros, Nikolaos

Opis

VLSI 2010 Annual Symposium will present extended versions of the best papers presented in ISVLSI 2010 conference. The areas covered by the papers will include among others: Emerging Trends in VLSI, Nanoelectronics, Molecular, Biological and Quantum Computing. MEMS, VLSI Circuits and Systems, Field-programmable and Reconfigurable Systems, System Level Design, System-on-a-Chip Design, Application-Specific Low Power, VLSI System Design, System Issues in Complexity, Low Power, Heat Dissipation, Power Awareness in VLSI Design, Test and Verification, Mixed-Signal Design and Analysis, Electrical/Packaging Co-Design, Physical Design, Intellectual property creating and sharing.

Spis treści

1. Intelligent NOC Hotspot Prediction.- 2. Accurate Asynchronous Network-on-Chip Simulation Based on a Delay-Aware Model.- 3. Trust Management Through Hardware Means: Design Concerns and Optimizations.- 4. MULTICUBE: Multi-Objective Design Space Exploration of Multi-Core Architectures.- 5. 2PARMA: Parallel Paradigms and Run-time Management Techniques for Many-Core Architectures.- 6. Adaptive Task Migration Policies for Thermal Control in MPSoCs.- 7. A High Level Synthesis Exploration Framework with Iterative Design Space Partitioning.- 8. A Scalable Bandwidth Aware Architecture for Connected Component Labelling.- 9. The SATURN Approach to SysML-based HW/SW Codesign.- 10. Mapping Embedded Applications on MPSoC - The MNEMEE approach.- 11. The MOSART Mapping Optimisation for Scalable Multi-core ARchiTecture.- 12. XMSIM: EXtensible Memory SIMulator for Early Memory Hierarchy Evaluation.- 13. Self-Freeze Linear Decompressors: Test Pattern Generators for Low Power Scan Testing.- 14. SUT-RNS Forward and Reverse Converters.- 15. Off-Chip SDRAM Access Through Spidergon STNoC.- 16. Digital Microfluidic Biochips: A Vision for Functional Diversity and More than Moore.- 17. FPGA Startup through Sequential Partial and Dynamic Reconfiguration.- 18. Two Dimensional Dynamic Multigrained Reconfigurable Hardware.- 19. System Level Design for Embedded Reconfigurable Systems using MORPHEUS Platform.- 20. New Dimensions in Design Space and Runtime Adaptivity for Multiprocessor Systems through Dynamic and Partial Reconfiguration: The RAMPSoC Approach.

Blurb

This book intends to serve as a basis for presenting to young and experienced scientists the latest advances in VLSI technology and related areas, and how they can be effectively employed for the design of modern systems.
All contributions to the book have been carefully written, focusing on the pedagogical aspect so as to become a relevant teaching material. Therefore, this book addresses in particular students, postgraduate programmers/engineers or anyone interested in learning about the state-of-the-art technology in:

• Architecture - Level Design Solutions
• Embedded System Design
• Emerging Devices and Nanocomputing
• Reconfigurable Systems
  

The book attempts to encompass both theory and technology, and both theoretical and practical design aspects. The authors present the latest research results, ideas, developments, and applications in the above areas that directly influence and become influenced by VLSI circuits, systems and design methods to system level design and Systems-on-Chip.

The book includes twenty chapters, divided in four parts. Part I, presents Architecture - Level Design Solutions and especially network-on-chip technologies, cryptographic hardware engineering, multi-core architectures and architectures beyond CMOS; Part II, entitled Embedded System Design, presents novel approaches for designing the next generation of embedded systems focusing on MPSoC and multi-core technologies; Part III is devoted to Emerging Devices and Nanocomputing and presents techniques for efficiently designing and simulating memory systems and converters with low power testing techniques, while it also provides the latest technology on digital microfluidic biochips; Finally, Part IV presents state-of-the-art technologies for Reconfigurable Systems based on FPGA technology and multi-grained reconfigurable hardware.