System Level Design with .Net Technology

ISBN-13: 9781439812112 / Angielski / Twarda / 2009 / 320 str.

Mostapha Aboulhamid El

Opis

The first book to harness the power of .NET for system design, System Level Design with .NET Technology constitutes a software-based approach to design modeling verification and simulation. World class developers, who have been at the forefront of system design for decades, explain how to tap into the power of this dynamic programming environment for more effective and efficient management of metadata and introspection and interoperability between tools. Using readily available technology, the text details how to capture constraints and requirements at high levels and describes how to percolate them during the refinement process. Departing from proprietary environments built around System Verilog and VHDL, this cutting-edge reference includes an open source environment (ESys.NET) that readers can use to experiment with new ideas, algorithms, and design methods; and to expand the capabilities of their current tools. It also covers:

• Modeling and simulation including requirements specification, IP reuse, and applications of design patterns to hardware/software systems
• Simulation and validation including transaction-based models, accurate simulation at cycle and transaction levels, cosimulation and acceleration technique, as well as timing specification and validation
• Practical use of the ESys.NET environment

Worked examples, end of chapter references, and the ESys.NET implementation test bed make this the ideal resource for system engineers and students looking to maximize their embedded system designs."

Spis treści

Introduction. MODELING AND SPECIFICATION. H-level requirements engineering for electronic system-level design. Transaction Level Modeling with .Net. Matching Design Patterns Concepts with Hardware Concepts. SIMULATION. A Service Oriented Simulation framework Using .Net Technologies. Co-simulation of Multi-Language Descriptions of Heterogeneous Systems. VERIFICATION. Implementing LTL Based Verification Through Reflection. Timing Constraints Verification. Extension of Esys.net by System Verilog Assertions. SYNTHESIS AND IMPLEMENTATION. OS Space Exploration and Software Synthesis. Design and Implementation of a CIL Processor for Embedded Applications. Conclusion. References. Index.

O autorze

El Mostapha Aboulhamid, Frederic Rousseau