Real Chip Design and Verification Using Verilog and VHDL

ISBN-13: 9781539769712 / Angielski / Miękka / 2002 / 426 str.

Ben Cohen

Opis

Real Chip Design and Verification Using Verilog and VHDL addresses the practical and real aspects of logic design, processes, and verification. It incorporates a collection of FPGA and ASIC design practices, and uses Verilog and VHDL as a tool for expression of the desired architectures. This book is not intended to teach either HDL, as there are several books specifically geared toward teaching the languages. However, it provides various architectural design primitives, applications, and verification techniques, along with design methodologies and common practices.