ISBN-13: 9783639001662 / Angielski / Miękka / 2008 / 144 str.
Chemical Mechanical Planarization (CMP) is one of the key enabling technologies for modern IC fabrication. However, mainly due to the high complexities coming from various interactions among mechanical reactions and chemical reactions, its fundamental working mechanism is still not fully understood. This book summarizes key CMP applications and challenges in modern IC fabrication, and provides a comprehensive physical CMP process model that can be applied for process characterization, process optimization, consumable development, and layout design for manufacturing (DFM). The model has been built from an abrasive scale to a chip scale, focusing on practical application for DFM while also considering CMP process conditions as key input parameters. Also included are examples of a computer model application for pattern dependent variation in shallow trench isolation CMP and the model verification with specially designed test chip. The model should help CMP professionals, DFM engineers and students of IC fabrication obtain a fundamental understanding of CMP process and characterize and improve a process through real application."
Chemical Mechanical Planarization (CMP) is one of the key enabling technologies for modern IC fabrication. However, mainly due to the high complexities coming from various interactions among mechanical reactions and chemical reactions, its fundamental working mechanism is still not fully understood.This book summarizes key CMP applications and challenges in modern IC fabrication, and provides a comprehensive physical CMP process model that can be applied for process characterization, process optimization, consumable development, and layout design for manufacturing (DFM). The model has been built from an abrasive scale to a chip scale, focusing on practical application for DFM while also considering CMP process conditions as key input parameters. Also included are examples of a computer model application for pattern dependent variation in shallow trench isolation CMP and the model verification with specially designed test chip. The model should help CMP professionals, DFM engineers and students of IC fabrication obtain a fundamental understanding of CMP process and characterize and improve a process through real application.