Networks on Chip

ISBN-13: 9781402073922 / Angielski / Twarda / 2003 / 303 str.

Timothy J. Critzer; Axel Jantsch; Hannu Tenhunen

Opis

Networks on Chip presents a variety of topics, problems and approaches with the common theme to systematically organize the on-chip communication in the form of a regular, shared communication network on chip, an NoC for short. As the number of processor cores and IP blocks integrated on a single chip is steadily growing, a systematic approach to design the communication infrastructure becomes necessary. Different variants of packed switched on-chip networks have been proposed by several groups during the past two years. This book summarizes the state of the art of these efforts and discusses the major issues from the physical integration to architecture to operating systems and application interfaces. It also provides a guideline and vision about the direction this field is moving to. Moreover, the book outlines the consequences of adopting design platforms based on packet switched network. The consequences may in fact be far reaching because many of the topics of distributed systems, distributed real-time systems, fault tolerant systems, parallel computer architecture, parallel programming as well as traditional system-on-chip issues will appear relevant but within the constraints of a single chip VLSI implementation. The book is organized in three parts. The first deals with system design and methodology issues. The second presents problems and solutions concerning the hardware and the basic communication infrastructure. Finally, the third part covers operating system, embedded software and application. However, communication from the physical to the application level is a central theme throughout the book. The book serves as an excellent reference source and may be used as a text for advanced courses on the subject.

Recenzje

From the reviews:

"This edited book is concerned with the fundamentals of Networks-on-Chip design. ... Overall, the various authors have done an excellent job in covering their material, and the book is well edited. The authors' objectives were that of providing an in-depth, up-to-date, unified and comprehensive treatment ... . These are difficult objectives ... and they have done a creditable job of attaining them. In summary, this book is a welcome addition to the literature on networks on chip design ... ." (Mile Stojcev, Microelectronics Reliability, Vol. 44, 2004)

Spis treści

Preface. Part I: System Design and Methodology. 1. Will Networks on Chip Close the Productivity Gap? A. Jantsch, H. Tenhunen. 2. A Design Methodology for NoC-based Systems; J.-P. Sommen, H. Heusala. 3. Mapping Concurrent Applications onto Architectural Platforms; A. Mihal, K. Keutzer. 4. Guaranteeing The Quality of Services in Networks on Chip; K. Goossens, J. Dielissen, J. van Meerbergen, P. Poplavko, A. Radulescu, E. Rijpkema, E. Waterlande, P. Wielage. Part II: Hardware and Basic Infrastructure. 5. On Packet Switched Networks for On-chip Communication; S. Kumar. 6. Energy-reliability Trade-off for NoCs; D. Bertozzi, L. Benini, G. De Micheli. 7. Testing Strategies for Networks on Chip; R. Ubar, J. Raik. 8. Clocking Strategies for Networks on Chip; J. Öberg. 9. A Parallel Computer as a NoC Region; M. Forseli. 10. An IP-Based On-Chip Packet-Switched Network; I. Saastamoinen, D. Sigilenza-Tortosa, J. Nurmi. Part III: Software and Application Interfaces. 11. Beyond the von Neumann Machine: Communication as the Driving Design Paradigm for MP-SoC from Software to Hardware; E. Verhulst. 12. NoC Application Programming Interfaces; Zhonghai Lu, R.Haukilahti. 13. Multi-level Software Validation for NoC; Sungjoo Yoo, G. Nicolescu, J. Bacivarov, W. Youssef, A. Bouchhima, A.A. Jerraya. 14. Software for Multiprocessor Networks on Chip; M. Grammatikakis, M. Coppola, F. Sensini.