Network Intrusion Detection Based on Shift-OR Circuit : A High Performance Circuit Design Applied to Network Intrusion Detection System on a SoPC Platform

ISBN-13: 9783846591178 / Angielski / Miękka / 2011 / 60 str.

Huang-Chun Roan

Opis

This thesis introduces a novel FPGA based signature match co-processor that can serve as the core of a hardware-based network intrusion detection system (NIDS). The central idea of the signature match co-processor is an architecture based on the shift-or algorithm, which utilizes simple shift registers, OR gates, and ROMs where patterns are stored. Moreover, the architecture can be improved further by the removal of the ROM. The proposed architecture has been prototyped, simulated and synthesized by the Altera Stratix FPGA. Experimental results reveal that the circuit with processing two characters at a time attains the throughput up to 6.75 Gbits/sec with area cost of 0.7 logic elements (LEs) per character. The circuit with processing four input characters at a time achieves the throughput up to 9.2 Gbits/sec with area cost of 2.75 LE per character. As proposed architecture achieves higher throughput and less hardware resource in the FPGA implementations of NIDS.

O autorze

Huang-Chun Roan received his M.S. degree in Computer Science and Information Engineering from National Taiwan Normal University in 2006, and his second M.S. degree in Electrical Engineering from University of Southern California in 2011. His research interest is focused on Embedded System and Reconfigurable Hardware Design.